



REPORT OF TEST COVERAGE OF GENERATED SVF FILES

September 9, 2021

Programmiersysteme für die
Mikroelektronik GmbH
Südwestpark 100
D-90449 Nürnberg

Phone: +49 (0) 911-25 26 65-0
Fax: +49 (0) 911-25 26 65-66
Mail: info@promik.com
Web: <http://www.promik.com>



Certified according to:

- ISO 9001
- ISO 14001

© ProMik GmbH, All rights reserved

Contents

1	JTAG device: U10	3
1.1	Pin overview	3
1.2	Net overview	3
1.3	Connected components overview	3
1.4	Pie chart of test coverage	5
2	JTAG device: U4	5
2.1	Pin overview	5
2.2	Net overview	6
2.3	Connected components overview	7
2.4	Pie chart of test coverage	8



By this document it will be confirmed that the following JTAG devices, the listed pins, nets and included components are being affected by the previously generated SVF files which could be played by a programmer of ProMik GmbH in separate way by using the SVF Player software for determining mismatches at the boundary scan chain

1 JTAG device: U10

The previously generated SVF files are covering for the JTGA device U10 totally 50 different pins, 32 different nets and 27 different connected components

1.1 Pin overview

All covered pins							
AA23	AA24	AA25	AB24	AB25	AC19	AC21	AC24
AD24	AE24	AE3	AE4	B23	C24	D23	E22
E27	F25	P1	P2	R1	R2	T6	U7
V4	W5	W6	Y3	Y4			

1.2 Net overview

All covered nets	
DDR0_CK_A_15_P	DDR0_CKE0_A_15
DDR0_CLK_B_15_P	DDR0_CS0_A_15
DDR0_RESET_15_N	EYEQ_ERROR_1
EyeQ_SDAB	EYEQ_XINT
GPIOA28/REF_CLK	NetR231_2
PDT_PROBE_N	PDT_TRIGIN
RGMII_RX_CLK_1	RGMII_RX_CTL_1
SDA_1	SMA_MDC_1
SPIA_CKO_1	SPIA_CSO_1
SPIB_CKI_1	SPIB_CSI_1
UARTA_RX_1	UARTA_TX_1

1.3 Connected components overview



All covered components					
46	70	72	78	80	CON5
R142	R143	R145	R16	R17	R177
R179	R180	R186	R187	R199	R20
R201	R21	R220	R231	R242	U13



1.4 Pie chart of test coverage




Figure 1: The complete test coverage overview for device: U10

2 JTAG device: U4

The previously generated SVF files are covering for the JTAG device U4 totally 132 different pins, 70 different nets and 114 different connected components

2.1 Pin overview



All covered pins							
A10	A11	A12	A14	A16	A17	A18	A4
A8	A9	B1	B10	B11	B14	B15	B17
B5	B6	B7	B8	B9	C19	C20	D1
D13	D15	D19	D2	D20	D7	D9	E1
E12	E13	E20	E6	F16	F17	F19	F2
G16	G2	H1	H19	H2	H20	J1	J17
J20	J4	K1	K17	K20	N4	N5	P1
P20	P4	R1	R20	T19	U1	U19	U2
V1	V2	V20	W1	W10	W12	W14	W2
W4	Y10	Y11					

2.2 Net overview

All covered nets	
CAN2_RX_1	ETH_RX_DV_1
ETH_RXD1_1	ETH_RXER_1
ETH_TX_RCLK_1	ETH_TXD0_1
ETH_TXER_1	EYEQ_ERROR_1
FSP0_OUT_1	GND
GPIO_A7_1	GPIO_A8_1
HTR_CTL_1	HTR_DIAG_1
HTR_PU_SW_CTRL_1	HTR_SEL1_1
HTR_ST_1	IMG_MCLK_1
IP_THERM_1	LED_CTRL0_1
LED_CTRL2_1	LVL_OUT_EN_1
P10.6/HWCFG5	P14.2/HWCFG2
P14.4/HWCFG6	P14.5/HWCFG1
P20.13	P20.14
PHY_MDC_1	PHY_MDIO_1
PMIC_EWARN_1	PMIC_INTB_1
PMIC_PWRON_1	PMIC_SCL_1



SBC_INTB_1	SBC_SPI_MISO_1
SPI1_CSO_1	SPI1_DO_1
SPI2_CS00_1	SPI2_CS10_1
SPI2_DO_1	SPI3_CK1_1
SPI3_SSI_1	uC_CAN2_TX_1
uC_DCAN_TX_1	Vcc1_IMG_EN_1
WAKE_DI_1	

2.3 Connected components overview

All covered components					
116	160	17	18	2	23
26	271	28	29	39	40
42	43	44	50	53	56
62	64	66	69	71	73
77	79	82	91	93	94
CON5	Direct_GND	Q1	Q11	Q12	Q2
Q9	R10	R105	R106	R107	R108
R11	R110	R118	R119	R12	R122
R13	R130	R136	R14	R15	R154
R159	R16	R160	R161	R166	R17
R18	R19	R190	R191	R192	R193
R195	R196	R197	R20	R21	R214
R219	R22	R220	R23	R238	R245
R3	R4	R46	R5	R55	R59
R66	R68	R69	R7	R8	R80
R9	R90	R91	R92	R93	R94
U3	U9				



2.4 Pie chart of test coverage




Figure 2: The complete test coverage overview for device: U4

